اشترك بالحزمة الذهبية واحصل على وصول غير محدود شمرا أكاديميا
تسجيل مستخدم جديدImpact of Interlayer and Ferroelectric Materials on Charge Trapping during Endurance Fatigue of FeFET with TiN/HfxZr1-xO2/interlayer/Si (MFIS) Gate Structure
54
0
0.0
(
0
)
اسأل ChatGPT حول البحث
ﻻ يوجد ملخص باللغة العربية
We study the impact of different interlayers and ferroelectric materials on charge trapping during the endurance fatigue of Si FeFET with TiN/HfxZr1-xO2/interlayer/Si (MFIS) gate stack. We have fabricated FeFET devices with different interlayers (SiO2 or SiON) and HfxZr1-xO2 materials (x=0.75, 0.6, 0.5), and directly extracted the charge trapping during endurance fatigue. We find that: 1) The introduction of the N element in the interlayer suppresses charge trapping and defect generation, and improves the endurance characteristics. 2) As the spontaneous polarization (Ps) of the HfxZr1-xO2 decreases from 25.9 {mu}C/cm2 (Hf0.5Zr0.5O2) to 20.3 {mu}C/cm2 (Hf0.6Zr0.4O2), the charge trapping behavior decreases, resulting in the slow degradation rate of memory window (MW) during program/erase cycling; in addition, when the Ps further decreases to 8.1 {mu}C/cm2 (Hf0.75Zr0.25O2), the initial MW nearly disappears (only ~0.02 V). Thus, the reduction of Ps could improve endurance characteristics. On the contract, it can also reduce the MW. Our work helps design the MFIS gate stack to improve endurance characteristics.
قيم البحث
اقرأ أيضاً
We investigate the charge trapping during endurance fatigue of FeFET with TiN/Hf0.5Zr0.5O2/SiO2/Si (MFIS) gate structure. We propose a method of experimentally extracting the number of trapped charges during the memory operation, by measuring the cha
rges in the metal gate and Si substrate. We verify that the amount of trapped charges increases during the endurance fatigue process. This is the first time that the trapped charges are directly experimentally extracted and verified to increase during endurance fatigue. Moreover, we model the interplay between the trapped charges and ferroelectric polarization switching during endurance fatigue. Through the consistency of experimental results and simulated data, we demonstrate that as the memory window decreases: 1) The ferroelectric characteristic of Hf0.5Zr0.5O2 is not degraded. 2) The trap density in the upper bandgap of the gate stacks increases. 3) The reason for memory window decrease is increased trapped electrons after program operation but not related to hole trapping/de-trapping. Our work is helpful to study the charge trapping behavior of FeFET and the related endurance fatigue process.
Optoelectronic devices which allow rerouting, modulation and detection of the optical signals would be extremely beneficial for telecommunication technology. One of the most promising platforms for such devices are excitonic devices, as they offer ve
ry efficient coupling to light. Of especial importance are those based on indirect excitons, because of their long lifetime. Here we demonstrate excitonic transistor and router based on bilayer of WSe2. Due to their strong dipole moment, excitons in bilayer WSe2 can be controlled by transverse electric field. At the same time, unlike indirect excitons in artificially stacked heterostructures based on transition metal dichalcogenides - naturally stacked bilayer offers long exciton lifetime, smaller non-radiative losses, and are much simpler in fabrication.
Analogous to conventional charge-based electronics, valleytronics aims at encoding data via the valley degree of freedom, enabling new routes for information processing. Long-lived interlayer excitons (IXs) in van der Waals heterostructures (HSs) sta
cked by transition metal dichalcogenides (TMDs) carry valley-polarized information and thus could find promising applications in valleytronic devices. Although great progress of studies on valleytronic devices has been achieved, nonvolatile valleytronic memory, an indispensable device in valleytronics, is still lacking up to date. Here, we demonstrate an IX-based nonvolatile valleytronic memory in a WS2/WSe2 HS. In this device, the emission characteristics of IXs exhibit a large excitonic/valleytronic hysteresis upon cyclic-voltage sweeping, which is ascribed to the chemical-doping of O2/H2O redox couple trapped between the TMDs and substrate. Taking advantage of the large hysteresis, the first nonvolatile valleytronic memory has been successfully made, which shows a good performance with retention time exceeding 60 minutes. These findings open up an avenue for nonvolatile valleytronic memory and could stimulate more investigations on valleytronic devices.
We propose a magnetic multilayer layout, in which the indirect exchange coupling (IEC also known as RKKY) can be switched on and off by a slight change in temperature. We demonstrate such on/off IEC switching in a Fe/Cr/FeCr-based system and obtain t
hermal switching widths as small as 10--20~K, essentially in any desired temperature range, including at or just above room temperature. These results add a new dimension of tunable thermal control to IEC in magnetic nanostructures, highly technological in terms of available materials and operating physical regimes.
In this work, we demonstrate high performance indium-tin-oxide (ITO) transistors with the channel thickness down to 1 nm and ferroelectric Hf0.5Zr0.5O2 as gate dielectric. On-current of 0.243 A/mm is achieved on sub-micron gate-length ITO transistors
with a channel thickness of 1 nm, while it increases to as high as 1.06 A/mm when the channel thickness increases to 2 nm. A raised source/drain structure with a thickness of 10 nm is employed, contributing to a low contact resistance of 0.15 {Omega}mm and a low contact resistivity of 1.1{times}10-7 {Omega}cm2. The ITO transistor with a recessed channel and ferroelectric gating demonstrates several advantages over 2D semiconductor transistors and other thin film transistors, including large-area wafer-size nanometer thin film formation, low contact resistance and contact resistivity, atomic thin channel being immunity to short channel effects, large gate modulation of high carrier density by ferroelectric gating, high-quality gate dielectric and passivation formation, and a large bandgap for the low-power back-end-of-line (BEOL) CMOS application.
سجل دخول لتتمكن من نشر تعليقات
التعليقات
جاري جلب التعليقات
سجل دخول لتتمكن من متابعة معايير البحث التي قمت باختيارها
