اشترك بالحزمة الذهبية واحصل على وصول غير محدود شمرا أكاديميا
تسجيل مستخدم جديدIndium-Tin-Oxide Transistors with One Nanometer Thick Channel and Ferroelectric Gating
87
0
0.0
(
0
)
اسأل ChatGPT حول البحث
ﻻ يوجد ملخص باللغة العربية
In this work, we demonstrate high performance indium-tin-oxide (ITO) transistors with the channel thickness down to 1 nm and ferroelectric Hf0.5Zr0.5O2 as gate dielectric. On-current of 0.243 A/mm is achieved on sub-micron gate-length ITO transistors with a channel thickness of 1 nm, while it increases to as high as 1.06 A/mm when the channel thickness increases to 2 nm. A raised source/drain structure with a thickness of 10 nm is employed, contributing to a low contact resistance of 0.15 {Omega}mm and a low contact resistivity of 1.1{times}10-7 {Omega}cm2. The ITO transistor with a recessed channel and ferroelectric gating demonstrates several advantages over 2D semiconductor transistors and other thin film transistors, including large-area wafer-size nanometer thin film formation, low contact resistance and contact resistivity, atomic thin channel being immunity to short channel effects, large gate modulation of high carrier density by ferroelectric gating, high-quality gate dielectric and passivation formation, and a large bandgap for the low-power back-end-of-line (BEOL) CMOS application.
قيم البحث
اقرأ أيضاً
The ferroelectric polarization switching in ferroelectric hafnium zirconium oxide (Hf0.5Zr0.5O2, HZO) in the HZO/Al2O3 ferroelectric/dielectric stack is investigated systematically by capacitance-voltage and polarization-voltage measurements. The thi
ckness of dielectric layer is found to have a determinant impact on the ferroelectric polarization switching of ferroelectric HZO. A suppression of ferroelectricity is observed with thick dielectric layer. In the gate stacks with thin dielectric layers, a full polarization switching of the ferroelectric layer is found possible by the proposed leakage-current-assist mechanism through the ultrathin dielectric layer. Theoretical simulation results agree well with experimental data. This work clarifies some of the critical parts of the long-standing confusions and debating related to negative capacitance field-effect transistors (NC-FETs) concepts and experiments.
In 1963, Moll and Tarui suggested that the field-effect conductance of a semiconductor could be controlled by the remanent polarization of a ferroelectric (FE) material to create a ferroelectric field-effect transistor (FE-FET). However, subsequent e
fforts to produce a practical, compact FE-FET have been plagued by low retention and incompatibility with Complementary Metal Oxide Semiconductor (CMOS) process integration. These difficulties led to the development of trapped-charge based memory devices (also called floating gate or flash memory), and these are now the mainstream non-volatile memory (NVM) technology. Over the past two decades, advances in oxide FE materials have rejuvenated the field of ferroelectrics and made FE random access memories (FE-RAM) a commercial reality. Despite these advances, commercial FE-RAM based on lead zirconium titanate (PZT) has stalled at the 130 nm due to process challenges.The recent discovery of scandium doped aluminum nitride (AlScN) as a CMOS compatible ferroelectric presents new opportunities for direct memory integration with logic transistors due to the low temperature of AlScN deposition (approx. 350 C). This temperature is compatible with CMOS back end of line processes. Here, we present a FE-FET device composed of an AlScN FE dielectric layer integrated with a channel layer of a van der Waals two-dimensional (2D) semiconductor, MoS2. Our devices show an ON/OFF ratio ~ 10^6, concurrent with a normalized memory window of 0.3 V/nm. The devices also demonstrate stable, two-state memory retention for up to 10^4 seconds. Our simulations and experimental results suggest that the combination of AlScN and 2D semiconductors is nearly ideal for low power FE-FET memory. These results demonstrate a new approach in embedded memory and in-memory computing, and could even lead to effective neuromorphic computing architectures.
Ferroelectric field-effect transistors employ a ferroelectric material as a gate insulator, the polarization state of which can be detected using the channel conductance of the device. As a result, the devices are of potential to use in non-volatile
memory technology, but suffer from short retention times, which limits their wider application. Here we report a ferroelectric semiconductor field-effect transistor in which a two-dimensional ferroelectric semiconductor, indium selenide ({alpha}-In2Se3), is used as the channel material in the device. {alpha}-In2Se3 was chosen due to its appropriate bandgap, room temperature ferroelectricity, ability to maintain ferroelectricity down to a few atomic layers, and potential for large-area growth. A passivation method based on the atomic-layer deposition of aluminum oxide (Al2O3) was developed to protect and enhance the performance of the transistors. With 15-nm-thick hafnium oxide (HfO2) as a scaled gate dielectric, the resulting devices offer high performance with a large memory window, a high on/off ratio of over 108, a maximum on-current of 862 {mu}A {mu}m-1, and a low supply voltage.
Semiconducting MoTe2 is one of the few two-dimensional (2D) materials with a moderate band gap, similar to silicon. However, this material remains under-explored for 2D electronics due to ambient instability and predominantly p-type Fermi level pinni
ng at contacts. Here, we demonstrate unipolar n-type MoTe2 transistors with the highest performance to date, including high saturation current (>400 ${mu}A/{mu}m$ at 80 K and >200 ${mu}A/{mu}m$ at 300 K) and relatively low contact resistance (1.2 to 2 $k{Omega}cdot{mu}m$ from 80 to 300 K), achieved with Ag contacts and AlOx encapsulation. We also investigate other contact metals, extracting their Schottky barrier heights using an analytic subthreshold model. High-resolution X-ray photoelectron spectroscopy reveals that interfacial metal-Te compounds dominate the contact resistance. Among the metals studied, Sc has the lowest work function but is the most reactive, which we counter by inserting monolayer h-BN between MoTe2 and Sc. These metal-insulator-semiconductor (MIS) contacts partly de-pin the metal Fermi level and lead to the smallest Schottky barrier for electron injection. Overall, this work improves our understanding of n-type contacts to 2D materials, an important advance for low-power electronics.
In this work, we demonstrate scaled back-end-of-line (BEOL) compatible indium oxide (In2O3) transistors by atomic layer deposition (ALD) with channel thickness (Tch) of 1.0-1.5 nm, channel length (Lch) down to 40 nm, and equivalent oxide thickness (E
OT) of 2.1 nm, with record high drain current of 2.0 A/mm at VDS of 0.7 V among all oxide semiconductors. Enhancement-mode In2O3 transistors with ID over 1.0 A/mm at VDS of 1 V are also achieved by controlling the channel thickness down to 1.0 nm at atomic layer scale. Such high current density in a relatively low mobility amorphous oxide semiconductor is understood by the formation of high density 2D channel beyond 4E13 /cm2 at HfO2/In2O3 oxide/oxide interface.
سجل دخول لتتمكن من نشر تعليقات
التعليقات
جاري جلب التعليقات
سجل دخول لتتمكن من متابعة معايير البحث التي قمت باختيارها
