اشترك بالحزمة الذهبية واحصل على وصول غير محدود شمرا أكاديميا
تسجيل مستخدم جديدSimulation for the ATLAS Upgrade Strip Tracker
79
0
0.0
(
0
)
تأليف
Jike Wang
اسأل ChatGPT حول البحث
ﻻ يوجد ملخص باللغة العربية
ATLAS is making extensive efforts towards preparing a detector upgrade for the high luminosity operations of the LHC (HL-LHC), which will commence operation in about 10 years. The current ATLAS Inner Detector will be replaced by an all-silicon tracker (comprising an inner Pixel tracker and outer Strip tracker). The software currently used for the new silicon tracker is broadly inherited from that used for the LHC Run-1 and Run-2, but many new developments have been made to better fulfill the future detector and operation requirements. One aspect in particular which will be highlighted is the simulation software for the Strip tracker. The available geometry description software (including the detailed description for all the sensitive elements, the services, etc.) did not allow for accurate modelling of the planned detector design. A range of sensors/layouts for the Strip tracker are being considered and must be studied in detailed simulations in order to assess the performance and ascertain that requirements are met. For this, highly flexibility geometry building is required from the simulation software. A new Xml-based detector description framework has been developed to meet the aforementioned challenges. We will present the design of the framework and its validation results.
قيم البحث
اقرأ أيضاً
For the Phase-II Upgrade of the ATLAS Detector, its Inner Detector, consisting of silicon pixel, silicon strip and transition radiation sub-detectors, will be replaced with an all new 100 % silicon tracker, composed of a pixel tracker at inner radii
and a strip tracker at outer radii. The future ATLAS strip tracker will include 11,000 silicon sensor modules in the central region (barrel) and 7,000 modules in the forward region (end-caps), which are foreseen to be constructed over a period of 3.5 years. The construction of each module consists of a series of assembly and quality control steps, which were engineered to be identical for all production sites. In order to develop the tooling and procedures for assembly and testing of these modules, two series of major prototyping programs were conducted: an early program using readout chips designed using a 250 nm fabrication process (ABCN-25) and a subsequent program using a follow-up chip set made using 130 nm processing (ABC130 and HCC130 chips). This second generation of readout chips was used for an extensive prototyping program that produced around 100 barrel-type modules and contributed significantly to the development of the final module layout. This paper gives an overview of the components used in ABC130 barrel modules, their assembly procedure and findings resulting from their tests.
The Phase-II upgrade of the ATLAS detector for the High Luminosity Large Hadron Collider (HL-LHC) includes the replacement of the current Inner Detector with an all-silicon tracker consisting of pixel and strip detectors. The current Phase-II detecto
r layout requires the construction of 20,000 strip detector modules consisting of sensor, circuit boards and readout chips, which are connected mechanically using adhesives. The adhesive between readout chips and circuit board is a silver epoxy glue as was used in the current ATLAS SemiConductor Tracker (SCT). This glue has several disadvantages, which motivated the search for an alternative. This paper presents a study concerning the use of six ultra-violet (UV) cure glues and a glue pad for use in the assembly of silicon strip detector modules for the ATLAS upgrade. Trials were carried out to determine the ease of use, the thermal conduction and shear strength, thermal cycling, radiation hardness, corrosion resistance and shear strength tests. These investigations led to the exclusion of three UV cure glues as well as the glue pad. Three UV cure glues were found to be possible better alternatives. Results from electrical tests of first prototype modules constructed using these glues are presented.
A new Muon-to-Central-Trigger Processor Interface (MUCTPI) was built as part of the upgrade of the ATLAS Level-1 trigger system for the next Run of the Large Hadron Collider at CERN. The MUCTPI has 208 high-speed optical serial links for receiving mu
on candidates from the muon trigger detectors. Three high-end FPGAs are used for real-time processing of the muon candidates, for sending trigger information to other parts of the trigger system, and for sending summary information to the data acquisition and monitoring system. A System-on-Chip (SoC) is used for the control, configuration and monitoring of the hardware and the operation of the MUCTPI. The SoC consists of an FPGA part and a processor system. The FPGA part provides communication with the processing FPGAs, while the processor system runs software for communication with the run-control system of the ATLAS experiment. In this paper we will describe our experience with running CentOS Linux on the SoC. Cross-compilation together with the existing framework for building of the ATLAS trigger and data acquisition (TDAQ) software is being used in order to allow the deployment of the TDAQ software directly on the SoC.
The instantaneous luminosity of the Large Hadron Collider at CERN will be increased up to a factor of five with respect to the present design value by undergoing an extensive upgrade program over the coming decade. The most important upgrade project
for the ATLAS Muon System is the replacement of the present first station in the forward regions with the so-called New Small Wheels (NSWs). The NSWs will be installed during the LHC long shutdown in 2018/19. Small-Strip Thin Gap Chamber (sTGC) detectors are designed to provide fast trigger and high precision muon tracking under the high luminosity LHC conditions. To validate the design, a full-size prototype sTGC detector of approximately 1.2 $times$ $1.0, mathrm{m}^2$ consisting of four gaps has been constructed. Each gap provides pad, strip and wire readouts. The sTGC intrinsic spatial resolution has been measured in a $32, mathrm{GeV}$ pion beam test at Fermilab. At perpendicular incidence angle, single gap position resolutions of about $50,mathrm{mu m}$ have been obtained, uniform along the sTGC strip and perpendicular wire directions, well within design requirements. Pad readout measurements have been performed in a $130, mathrm{GeV}$ muon beam test at CERN. The transition region between readout pads has been found to be $4,mathrm{mm}$, and the pads have been found to be fully efficient.
This paper presents the design and simulation results of a gigabit transceiver Application Specific Integrated Circuit (ASIC) called GBCR for the ATLAS Inner Tracker (ITk) Pixel detector readout upgrade. GBCR has four upstream receiver channels and a
downstream transmitter channel. Each upstream channel operates at 5.12 Gbps, while the downstream channel operates at 2.56 Gbps. In each upstream channel, GBCR equalizes a signal received through a 5-meter 34-American Wire Gauge (AWG) twin-axial cable, retimes the data with a recovered clock, and drives an optical transmitter. In the downstream channel, GBCR receives the data from an optical receiver and drives the same type of cable as the upstream channels. The output jitter of an upstream channel is 26.5 ps and the jitter of the downstream channel after the cable is 33.5 ps. Each upstream channel consumes 78 mW and each downstream channel consumes 27 mW. Simulation results of the upstream test channel suggest that a significant jitter reduction could be achieved with minimally increased power consumption by using a Feed Forward Equalizer (FFE) + Decision Feedback Equalization (DFE) in addition to the linear equalization of the baseline channel. GBCR is designed in a 65-nm CMOS technology.
سجل دخول لتتمكن من نشر تعليقات
التعليقات
جاري جلب التعليقات
سجل دخول لتتمكن من متابعة معايير البحث التي قمت باختيارها
