ترغب بنشر مسار تعليمي؟ اضغط هنا

We developed a multi-level lithography process to fabricate graphene p-n-p junctions with the novel geometry of contactless, suspended top gates. This fabrication procedure minimizes damage or doping to the single atomic layer, which is only exposed to conventional resists and developers. The process does not require special equipment for depositing gate dielectrics or releasing sacrificial layers, and is compatible with annealing procedures that improve device mobility. Using this technique, we fabricate graphene devices with suspended local top gates, where the creation of high quality graphene p-n-p junctions is confirmed by transport data at zero and high magnetic fields.
Using high quality graphene pnp junctions, we observe prominent conductance fluctuations on transitions between quantum Hall (QH) plateaus as the top gate voltage Vtg is varied. In the Vtg-B plane, the fluctuations form crisscrossing lines that are p arallel to those of the adjacent plateaus, with different temperature dependences for the conductance peaks and valleys. These fluctuations arise from Coulomb-induced charging of electron- or hole-doped localized states when the device bulk is delocalized, underscoring the importance of electronic interactions in graphene in the QH regime.
mircosoft-partner

هل ترغب بارسال اشعارات عن اخر التحديثات في شمرا-اكاديميا