Subscribe to the gold package and get unlimited access to Shamra Academy
Register a new userA 10 Gbps Driver/Receiver ASIC and Optical Modules for Particle Physics Experiments
134
0
0.0
(
0
)
Authors
Xing Huang
Ask ChatGPT about the research
No Arabic abstract
We present the design and test results of a Drivers and Limiting AmplifierS ASIC operating at 10 Gbps (DLAS10) and three Miniature Optical Transmitter/Receiver/Transceiver modules (MTx+, MRx+, and MTRx+) based on DLAS10. DLAS10 can drive two Transmitter Optical Sub-Assemblies (TOSAs) of Vertical Cavity Surface Emitting Lasers (VCSELs), receive the signals from two Receiver Optical Sub-Assemblies (ROSAs) that have no embedded limiting amplifiers, or drive a VCSEL TOSA and receive the signal from a ROSA, respectively. Each channel of DLAS10 consists of an input Continuous Time Linear Equalizer (CTLE), a four-stage limiting amplifier (LA), and an output driver. The LA amplifies the signals of variable levels to a stable swing. The output driver drives VCSELs or impedance-controlled traces. DLAS10 is fabricated in a 65 nm CMOS technology. The die is 1 mm x 1 mm. DLAS10 is packaged in a 4 mm x 4 mm 24-pin quad-flat no-leads (QFN) package. DLAS10 has been tested in MTx+, MRx+, and MTRx+ modules. Both measured optical and electrical eye diagrams pass the 10 Gbps eye mask test. The input electrical sensitivity is 40 mVp-p, while the input optical sensitivity is -12 dBm. The total jitter of MRx+ is 29 ps (P-P) with a random jitter of 1.6 ps (RMS) and a deterministic jitter of 9.9 ps. Each MTx+/MTRx+ module consumes 82 mW/ch and 174 mW/ch, respectively.
rate research
Read More
We present the design principle and test results of a data transmitting ASIC, GBS20, for particle physics experiments. The goal of GBS20 will be an ASIC that employs two serializers each from the 10.24 Gbps lpGBT SerDes, sharing the PLL also from lpGBT. A PAM4 encoder plus a VCSEL driver will be implemented in the same die to use the same clock system, eliminating the need of CDRs in the PAM4 encoder. This way the transmitter module, GBT20, developed using the GBS20 ASIC, will have the exact lpGBT data interface and transmission protocol, with an output up to 20.48 Gbps over one fiber. With PAM4 embedded FPGAs at the receiving end, GBT20 will halve the fibers needed in a system and better use the input bandwidth of the FPGA. A prototype, GBS20v0 is fabricated using a commercial 65 nm CMOS technology. This prototype has two serializers and a PAM4 encoder sharing the lpGBT PLL, but no user data input. An internal PRBS generator provides data to the serializers. GBS20v0 is tested barely up to 20.48 Gbps. With lessons learned from this prototype, we are designing the second prototype, GBS20v1, that will have 16 user data input channels each at 1.28 Gbps. We present the design concept of the GBS20 ASIC and the GBT20 module, the preliminary test results, and lessons learned from GBS20v0 and the design of GBS20v1 which will be not only a test chip but also a user chip with 16 input data channels.
Development of optical links with 850 nm multi-mode vertical-cavity surface-emitting lasers (VCSELs) has advanced to 25 Gbps in speed. For applications in high-energy experiments, the transceivers are required to be tolerant in radiation and particle fields. We report on prototyping of a miniature transmitter named MTx+, which is developed for high speed transmission with the dual-channel laser driver LOCld65 and 850 nm VCSELs packaged in TOSA format. The LOCld65 is fabricated in the TSMC 65 nm process and is packaged in the QFN-40 for assembly. The MTx+ modules and test kits were first made with PCB and components qualified for 10 Gbps applications, and were tested for achieving 14 Gbps. The data transfer rate of the MTx+ module is investigated further for the speed of up to 25 Gbps. The LOCld65 is examined with post-layout simulation and the module design upgraded with components including the TOSA qualified for 25 Gbps applications. The PCB material is replaced by the Panasonic MEGTRON6. The revised MTx+ is tested at 25 Gbps and the eye-diagram shows a mask margin of 22 %.
We present a novel design and the test results of a 4-channel driver for an array of Vertical-Cavity Surface-Emitting Lasers (VCSELs). This ASIC, named cpVLAD and fabricated in a 65 nm CMOS technology, has on-chip charge pumps and is for data rates up to 10 Gbps per channel. The charge pumps are implemented to address the issue of voltage margin of the VCSEL driving stage in the applications under low temperature and harsh radiation environment. Test results indicate that cpVLAD is capable of driving VCSELs with forward voltages of up to 2.8 V using 1.2 V and 2.5 V power supplies with a power consumption of 94 mW/channel.
A prototype particle tracking telescope has been constructed using Timepix and Medipix ASIC hybrid pixel assemblies as the six sensing planes. Each telescope plane consisted of one 1.4 cm2 assembly, providing a 256x256 array of 55 micron square pixels. The telescope achieved a pointing resolution of 2.3 micron at the position of the device under test. During a beam test in 2009 the telescope was used to evaluate in detail the performance of two Timepix hybrid pixel assemblies; a standard planar 300 micron thick sensor, and 285 micron thick double sided 3D sensor. This paper describes a detailed charge calibration study of the pixel devices, which allows the true charge to be extracted, and reports on measurements of the charge collection characteristics and Landau distributions. The planar sensor achieved a best resolution of 4.0 micron for angled tracks, and resolutions of between 4.4 and 11 micron for perpendicular tracks, depending on the applied bias voltage. The double sided 3D sensor, which has significantly less charge sharing, was found to have an optimal resolution of 9.0 micron for angled tracks, and a resolution of 16.0 micron for perpendicular tracks. Based on these studies it is concluded that the Timepix ASIC shows an excellent performance when used as a device for charged particle tracking.
There is currently a lot of activity in R&D for future collider experiments. Multiple detector prototypes are being tested, each one with slightly different requirements regarding the format of the data to be analysed. This has generated a variety of ad-hoc solutions for data acquisition and online data monitoring. We present a generic C++11 online monitoring framework called DQM4HEP, which is designed for use as a generic online monitor for particle physics experiments, ranging from small tabletop experiments to large multi-detector testbeams, such as those currently ongoing/planned at the DESY II or CERN SPS beamlines. We present results obtained using DQM4HEP at several testbeams where the CALICE AHCAL, SDHCAL and SiWECAL detector prototypes have been tested. During these testbeams, online analysis using DQM4HEPs framework has been developed and used. We also present the currently ongoing work to integrate DQM4HEP within the EUDAQ tool. EUDAQ is a tool for common and generic data acquisition within the AIDA-2020 collaboration. This will allow these two frameworks to work together as a generic and complete DAQ and monitoring system for any type of detector prototype tested on beam tests, which is one of the goals of the AIDA-2020 project.
Log in to be able to interact and post comments
comments
Fetching comments
Sign in to be able to follow your search criteria
