اشترك بالحزمة الذهبية واحصل على وصول غير محدود شمرا أكاديميا
تسجيل مستخدم جديدThe Pixel Detector of the ATLAS experiment for the Run2 at the Large Hadron Collider
40
0
0.0
(
0
)
تأليف
Yosuke Takubo
اسأل ChatGPT حول البحث
ﻻ يوجد ملخص باللغة العربية
The Pixel Detector of the ATLAS experiment has shown excellent performance during the whole Run-1 of LHC. Taking advantage of the long shutdown, the detector was extracted from the experiment and brought to surface, to equip it with new service quarter panels, to repair the modules and to ease installation of the Insertable B-Layer (IBL). The IBL is a fourth layer of pixel detectors, and has been installed in May 2014 between the existing Pixel Detector and a new smaller radius beam-pipe at a radius of 3.3 cm. To cope with the high radiation and pixel occupancy due to the proximity to the interaction point, a new read-out chip and two different silicon sensor technologies (planar and 3D) have been developed. Furthermore, the physics performance will be improved through the reduction of pixel size while, targeting for a low material budget, a new mechanical support using light weight staves and CO2 based cooling system have been adopted. An overview of the refurbishing of the Pixel Detector and the IBL project as well as the experience in its construction will be presented, focusing on adopted technologies, module and stave production, qualification of assembly procedure, integration of staves around the beam pipe and commissioning of the detector.
قيم البحث
اقرأ أيضاً
The innermost part of the ATLAS experiment will be a pixel detector containing around 1750 individual detector modules. A detector control system (DCS) is required to handle thousands of I/O channels with varying characteristics. The main building bl
ocks of the pixel DCS are the cooling system, the power supplies and the thermal interlock system, responsible for the ultimate safety of the pixel sensors. The ATLAS Embedded Local Monitor Board (ELMB), a multi purpose front end I/O system with a CAN interface, is foreseen for several monitoring and control tasks. The Supervisory, Control And Data Acquisition (SCADA) system will use PVSS, a commercial software product chosen for the CERN LHC experiments. We report on the status of the different building blocks of the ATLAS pixel DCS.
A spectrum of massive graviton states is present in several recent theoretical models that include extra space dimensions. In some such models the graviton states are well separated in mass, and can be detected as resonances in collider experiments.
The ability of the ATLAS detector at the Large Hadron Collider to identify such states and measure their properties is considered, in the case that the resonances are narrow compared to the experimental resolution. The discovery limits for the detection of the decay mode G->e+e- are derived. The angular distribution of the lepton pair is used to determine the spin of the intermediate state. In one specific model, the resonance can be detected up to a graviton resonance mass of 2080 GeV, while the angular distribution favours a spin-2 hypothesis over a spin-1 hypothesis at 90% confidence for resonance masses up to 1720 GeV.
A Hadron Blind Detector (HBD) is being developed for the PHENIX experiment at RHIC. It consists of a Cherenkov radiator operated with pure CF4 directly coupled in a windowless configuration to a triple-GEM detector element with a CsI photocathode and
pad readout. The HBD operates in the bandwidth 6-11.5 eV(110-200 nm). We studied the detector response to minimum ionizing particles and to electrons. We present measurements of the CsI quantum efficiency, which are in very good agreement with previously published results over the bandwidth 6-8.3 eV and extend them up to 10.3 eV. Discharge probability andaging studies of the GEMs and the CsI photocathode in pure CF4 are presented.
We describe a start-timing detector for the PHENIX experiment at the relativistic heavy-ion collider RHIC. The role of the detector is to detect a nuclear collision, provide precise time information with an accuracy of 50ps, and determine the collisi
on point along the beam direction with a resolution of a few cm. Technical challenges are that the detector must be operational in a wide particle-multiplicity range in a high radiation environment and a strong magnetic field. We present the performance of the prototype and discuss the final design of the detector.
This paper presents the design and simulation results of a gigabit transceiver Application Specific Integrated Circuit (ASIC) called GBCR for the ATLAS Inner Tracker (ITk) Pixel detector readout upgrade. GBCR has four upstream receiver channels and a
downstream transmitter channel. Each upstream channel operates at 5.12 Gbps, while the downstream channel operates at 2.56 Gbps. In each upstream channel, GBCR equalizes a signal received through a 5-meter 34-American Wire Gauge (AWG) twin-axial cable, retimes the data with a recovered clock, and drives an optical transmitter. In the downstream channel, GBCR receives the data from an optical receiver and drives the same type of cable as the upstream channels. The output jitter of an upstream channel is 26.5 ps and the jitter of the downstream channel after the cable is 33.5 ps. Each upstream channel consumes 78 mW and each downstream channel consumes 27 mW. Simulation results of the upstream test channel suggest that a significant jitter reduction could be achieved with minimally increased power consumption by using a Feed Forward Equalizer (FFE) + Decision Feedback Equalization (DFE) in addition to the linear equalization of the baseline channel. GBCR is designed in a 65-nm CMOS technology.
سجل دخول لتتمكن من نشر تعليقات
التعليقات
جاري جلب التعليقات
سجل دخول لتتمكن من متابعة معايير البحث التي قمت باختيارها
