ﻻ يوجد ملخص باللغة العربية
With the advancement of the idea of the HVDC grid, it becomes imperative to study the interaction of controller and identification of modes of oscillations. The paper presents the complete model of HVDC grid with detailed modeling of controllers, phase lock loops (PLLs), dc grid and the ac systems. An analytical method combining participation factors and Eigen-sensitivity is proposed to determine the relative stability of the HVDC grid with respect to parameter variations. The paper also proposes the identification of inter-area and controller interaction modes on the basis of the nearest distance between the eigenvalues using the derived sensitivity indices. The critical parameters are varied in a mixed short circuit ratio (SCR) HVDC grid and predictions from the analysis method are confirmed with time-domain simulation in PSCAD simulator
Stability of power grids with synchronous generators (SGs) and renewable generation interfaced with grid-forming converters (GFCs) under dc-side current limitation is studied. To that end, we first consider a simple 2-bus test system and reduced-orde
Interaction graphs provide an important qualitative modeling approach for System Biology. This paper presents a novel approach for construction of interaction graph with the help of Boolean function decomposition. Each decomposition part (Consisting
Quadrotor is often used to accomplish various missions related to surveillance, territory mapping, search and rescue, and other purposes. Quadrotor is a nonlinear system with multiple input multiple output and has stability issue due to external dist
The relationship between the short circuit ratio (SCR) and static voltage stability is analyzed in this paper. According to eigenvalue decomposition method, a novel concept named generalized short circuit ratio (gSCR) has been proposed for multi-infe
The output impedance matrix of a grid-connected converter plays an important role in analyzing system stability. Due to the dynamics of the DC-link control and the phase locked loop (PLL), the output impedance matrices of the converter and grid are d