اشترك بالحزمة الذهبية واحصل على وصول غير محدود شمرا أكاديميا
تسجيل مستخدم جديدSNOWMASS WHITE PAPER - SLHC Endcap 1.4<y<4 Hadron Optical Calorimetry Upgrades in CMS with Applications to NLC/T-LEP, Intensity Frontier, and Beyond
28
0
0.0
(
0
)
اسأل ChatGPT حول البحث
ﻻ يوجد ملخص باللغة العربية
Radiation damage in the plastic scintillator and/or readout WLS fibers in the HE endcap calorimeter 1.4<y<4 in the CMS experiment at LHC and SLHC will require remediation after 2018. We describe one alternative using the existing brass absorber in the Endcap calorimeter, to replace the plastic scintillator tiles with BaF2 tiles, or quartz tiles coated with thin(1-5 micron) films of radiation-hard pTerphenyl(pTP) or the fast phosphor ZnO:Ga. These tiles would be read-out by easily replaceable arrays of straight, parallel WLS fibers coupled to clear plastic-cladded quartz fibers of proven radiation resistance. We describe a second alternative with a new absorber matrix extending to 1.4<y<4 in a novel Analog Particle Flow Cerenkov Compensated Calorimeter, using a dual readout of quartz tiles and scintillating (plastic, BaF2, or pTP/ ZnO:Ga thin film coated quartz, or liquid scintillator) tiles, also using easily replaceable arrays of parallel WLS fibers coupled to clear quartz transmitting fibers for readout. An Analog Particle Flow Scintillator-Cerenkov Compensated Calorimeter has application in NLC/T-LEP detectors and Intensity Frontier detectors.
قيم البحث
اقرأ أيضاً
The Intensity Frontier (IF) is a primary focus of the U.S.-based particle physics program. It encompasses a large spectrum of physics, including quark flavor physics, charged lepton processes, neutrinos, baryon number violation, new light weakly-coup
led particles, and nucleons, nuclei and atoms. There are many experiments, a range of scales in data output and throughput, and a wide range in the number of experimenters. The experiments, projects and theory in this area all require demanding computing capabilities and technologies. The IF experiments have significant computing requirements for simulation, theory and modeling, beam line and experiment design, triggers and DAQ, online monitoring, event reconstruction and processing, and physics analysis. We have conducted a qualitative survey of the current and near-term future experiments in the IF to understand the computing demands of this area and their expected evolution. This report details the expected computing requirements for the IF in the context of the Snowmass Community Summer Study 2013.
The CMS Level-1 calorimeter trigger is being upgraded in two stages to maintain performance as the LHC increases pile-up and instantaneous luminosity in its second run. In the first stage, improved algorithms including event-by-event pile-up correcti
ons are used. New algorithms for heavy ion running have also been developed. In the second stage, higher granularity inputs and a time-multiplexed approach allow for improved position and energy resolution. Data processing in both stages of the upgrade is performed with new, Xilinx Virtex-7 based AMC cards.
Glass RPC detectors are an attractive candidate for the active part of a highly granular digital hadron calorimeter (DHCAL) at the ILC. A numerical study, based on the GEANT3 simulation package, of the performance of such a calorimeter is presented i
n this work. A simplified model for the RPC response, tuned on real data, is implemented in the simulation. The reliability of the simulation is demonstrated by comparison to existing data collected with a large volume calorimeter prototype exposed to a pion beam in an energy range from 2 GeV to 10 GeV. In view of an optimization of the readout pitch, a detailed study of the energy and position resolution at the single hadron level for different read-out pad dimensions is presented. These results are then used in a parametric form to obtain a preliminary estimate of the contribution of DHCAL to the reconstruction of the energy flow at the ILC detector.
We present the characterization of a readout Application-Specific Integrated Circuit (ASIC) for the CMS Endcap Timing Layer (ETL) of the High-Luminosity LHC upgrade with charge injection. The ASIC, named ETROC and developed in a 65 nm CMOS technology
, reads out a 16x16 pixel matrix of the Low-Gain Avalanche Detector (LGAD). The jitter contribution from ETROC is required to be below 40 ps to achieve the 50 ps overall time resolution per hit. The analog readout circuits in ETROC consist of the preamplifier and the discriminator. The preamplifier handles the LGAD charge signal with the most probable value of around 15 fC. The discriminator generates the digital pulse, which provides the Time-Of-Arrival (TOA, leading edge) and Time-Over-Threshold (TOT, pulse width) information. The prototype of ETROC (ETROC0) that implements a single channel of analog readout circuits has been evaluated with charge injection. The jitter of the analog readout circuits, measured from the discriminators leading edge, is better than 16 ps for a charge larger than 15 fC with the sensor capacitance. The time walk resulting from different pulse heights can be corrected using the TOT measurement. The time resolution distribution has a standard deviation of 29 ps after the time-walk correction from the charge injection. At room temperature, the preamplifiers power consumption is measured to be 0.74 mW and 1.53 mW per pixel in the low- and high-power mode, respectively. The measured power consumption of the discriminator is 0.84 mW per pixel. With the ASIC alone or the LGAD sensor, The characterization performances fulfill the ETLs challenging requirements.
We present the design and test results of a Time-to-Digital-Converter (TDC). The TDC will be a part of the readout ASIC, called ETROC, to read out Low-Gain Avalanche Detectors (LGADs) for the CMS Endcap Timing Layer (ETL) of High-Luminosity LHC upgra
de. One of the challenges of the ETROC design is that the TDC is required to consume less than 200 W for each pixel at the nominal hit occupancy of 1%. To meet the low-power requirement, we use a single delay line for both the Time of Arrival (TOA) and the Time over Threshold (TOT) measurements without delay control. A double-strobe self-calibration scheme is used to compensate for process variation, temperature, and power supply voltage. The TDC is fabricated in a 65 nm CMOS technology. The overall performances of the TDC have been evaluated. The TOA has a bin size of 17.8 ps within its effective dynamic range of 11.6 ns. The effective measurement precision of the TOA is 5.6 ps and 9.9 ps with and without the nonlinearity correction, respectively. The TDC block consumes 97 W at the hit occupancy of 1%. Over a temperature range from 23 C to 78 C and a power supply voltage range from 1.05 V to 1.35 V (the nominal value of 1.20 V), the self-calibrated bin size of the TOA varies within 0.4%. The measured TDC performances meet the requirements except that more tests will be performed in the future to verify that the TDC complies with the radiation-tolerance specifications.
سجل دخول لتتمكن من نشر تعليقات
التعليقات
جاري جلب التعليقات
سجل دخول لتتمكن من متابعة معايير البحث التي قمت باختيارها
