Subscribe to the gold package and get unlimited access to Shamra Academy
Register a new userDesigning high-speed, low-power full adder cells based on carbon nanotube technology
229
0
0.0
(
0
)
Added by
Mehdi Masoudi
Publication date
2014
fields
Informatics Engineering
and research's language is
English
Ask ChatGPT about the research
No Arabic abstract
This article presents novel high speed and low power full adder cells based on carbon nanotube field effect transistor (CNFET). Four full adder cells are proposed in this article. First one (named CN9P4G) and second one (CN9P8GBUFF) utilizes 13 and 17 CNFETs respectively. Third design that we named CN10PFS uses only 10 transistors and is full swing. Finally, CN8P10G uses 18 transistors and divided into two modules, causing Sum and Cout signals are produced in a parallel manner. All inputs have been used straight, without inverting. These designs also used the special feature of CNFET that is controlling the threshold voltage by adjusting the diameters of CNFETs to achieve the best performance and right voltage levels. All simulation performed using Synopsys HSPICE software and the proposed designs are compared to other classical and modern CMOS and CNFET-based full adder cells in terms of delay, power consumption and power delay product.
rate research
Read More
In this work, we report on the fabrication of continuous transparent and flexible supercapacitors by depositing a CNT network onto a polymer electrolyte membrane directly from an aerogel of ultra-long CNTs produced floating in the gas phase. The supercapacitors combine record power density of $1370 kW kg^{-1}$ at high transmittance ($ca. 70%$), high electrochemical stability during extended cycling ($>94%$ capacitance retention over $20 000 cycles$) as well as against repeated $180{deg}$ flexural deformation. They represent a significant enhancement of 1-3 orders of magnitude compared to the prior-art transparent supercapacitors based on graphene, CNTs, and rGO. These features mainly arise from the exceptionally long length of the CNTs, which makes the material behave as a bulk conductor instead of an aspect ratio-limited percolating network, even for electrodes with $>90%$ transparency. The electrical and capacitive figures-of-merit for the transparent conductor are $FoMe = 2.7$, and $FoMc = 0.46 F S^{-1} cm^{-2}$ respectively
Spin Waves (SWs) propagate through magnetic waveguides and interfere with each other without consuming noticeable energy, which opens the road to new ultra-low energy circuit designs. In this paper we build upon SW features and propose a novel energy efficient Full Adder (FA) design consisting of The FA 1 Majority and 2 XOR gates, which outputs Sum and Carry-out are generated by means of threshold and phase detection, respectively. We validate our proposal by means of MuMax3 micromagnetic simulations and we evaluate and compare its performance with state-of-the-art SW, 22nm CMOS, Magnetic Tunnel Junction (MTJ), Spin Hall Effect (SHE), Domain Wall Motion (DWM), and Spin-CMOS implementations. Our evaluation indicates that the proposed SW FA consumes 22.5% and 43% less energy than the direct SW gate based and 22nm CMOS counterparts, respectively. Moreover it exhibits a more than 3 orders of magnitude smaller energy consumption when compared with state-of-the-art MTJ, SHE, DWM, and Spin-CMOS based FAs, and outperforms its contenders in terms of area by requiring at least 22% less chip real-estate.
A robust power gating design using Graphene Nano-Ribbon Field Effect Transistors (GNRFET) is proposed using 16nm technology. The Power Gating (PG) structure is composed of GNRFET as a power switch and MOS power gated module. The proposed structure resolves the main drawbacks of the traditional PG design from the point of view increasing the propagation delay and wake-up time in low voltage regions. GNRFET/MOSFET Conjunction (GMC) is employed to build various structures of PG, GMCPG-SS and GMCPG-NS. In addition to exploiting it to build two multi-mode PG structures. Circuit analysis for CMOS power gated logic modules ISCAS85 benchmark of 16nm technology is used to evaluate the performance of the proposed GNR power switch is compared to the traditional MOS one. Leakage power, wake-up time and power delay product are used as performance circuit parameters for the evaluation.
Energy efficiency and computing flexibility are some of the primary design constraints of heterogeneous computing. In this paper, we present FlashAbacus, a data-processing accelerator that self-governs heterogeneous kernel executions and data storage accesses by integrating many flash modules in lightweight multiprocessors. The proposed accelerator can simultaneously process data from different applications with diverse types of operational functions, and it allows multiple kernels to directly access flash without the assistance of a host-level file system or an I/O runtime library. We prototype FlashAbacus on a multicore-based PCIe platform that connects to FPGA-based flash controllers with a 20 nm node process. The evaluation results show that FlashAbacus can improve the bandwidth of data processing by 127%, while reducing energy consumption by 78.4%, as compared to a conventional method of heterogeneous computing. blfootnote{This paper is accepted by and will be published at 2018 EuroSys. This document is presented to ensure timely dissemination of scholarly and technical work.
Electronic transport through a single-wall metallic carbon nanotube weakly coupled to one ferromagnetic and one nonmagnetic lead is analyzed in the sequential tunneling limit. It is shown that both the spin and charge currents flowing through such systems are highly asymmetric with respect to the bias reversal. As a consequence, nanotubes coupled to one nonmagnetic and one ferromagnetic lead can be effectively used as spin diodes whose functionality can be additionally controlled by a gate voltage.
Log in to be able to interact and post comments
comments
Fetching comments
Sign in to be able to follow your search criteria
