Do you want to publish a course? Click here

Ultrathin compound semiconductor on insulator layers for high performance nanoscale transistors

145   0   0.0 ( 0 )
 Added by Kuniharu Takei
 Publication date 2011
  fields Physics
and research's language is English




Ask ChatGPT about the research

Over the past several years, the inherent scaling limitations of electron devices have fueled the exploration of high carrier mobility semiconductors as a Si replacement to further enhance the device performance. In particular, compound semiconductors heterogeneously integrated on Si substrates have been actively studied, combining the high mobility of III-V semiconductors and the well-established, low cost processing of Si technology. This integration, however, presents significant challenges. Conventionally, heteroepitaxial growth of complex multilayers on Si has been explored. Besides complexity, high defect densities and junction leakage currents present limitations in the approach. Motivated by this challenge, here we utilize an epitaxial transfer method for the integration of ultrathin layers of single-crystalline InAs on Si/SiO2 substrates. As a parallel to silicon-on-insulator (SOI) technology14,we use the abbreviation XOI to represent our compound semiconductor-on-insulator platform. Through experiments and simulation, the electrical properties of InAs XOI transistors are explored, elucidating the critical role of quantum confinement in the transport properties of ultrathin XOI layers. Importantly, a high quality InAs/dielectric interface is obtained by the use of a novel thermally grown interfacial InAsOx layer (~1 nm thick). The fabricated FETs exhibit an impressive peak transconductance of ~1.6 mS/{mu}m at VDS=0.5V with ON/OFF current ratio of greater than 10,000 and a subthreshold swing of 107-150 mV/decade for a channel length of ~0.5 {mu}m.



rate research

Read More

Two-dimensional (2D) semiconducting transition metal dichalcogenides (TMDs) are good candidates for high-performance flexible electronics. However, most demonstrations of such flexible field-effect transistors (FETs) to date have been on the micron scale, not benefitting from the short-channel advantages of 2D-TMDs. Here, we demonstrate flexible monolayer MoS2 FETs with the shortest channels reported to date (down to 50 nm) and remarkably high on-current (up to 470 uA/um at 1 V drain-to-source voltage) which is comparable to flexible graphene or crystalline silicon FETs. This is achieved using a new transfer method wherein contacts are initially patterned on the rigid TMD growth substrate with nanoscale lithography, then coated with a polyimide (PI) film which becomes the flexible substrate after release, with the contacts and TMD. We also apply this transfer process to other TMDs, reporting the first flexible FETs with MoSe2 and record on-current for flexible WSe2 FETs. These achievements push 2D semiconductors closer to a technology for low-power and high-performance flexible electronics.
The linear band dispersion of graphenes bands near the Fermi level gives rise to its unique electronic properties, such as a giant carrier mobility, and this has triggered extensive research in applications, such as graphene field-effect transistors (GFETs). However, GFETs generally exhibit a device performance much inferior compared to the expected one. This has been attributed to a strong dependence of the electronic properties of graphene on the surrounding interfaces. Here we study the interface between a graphene channel and SiO$_{2}$, and by means of photoelectron spectromicroscopy achieve a detailed determination of the course of band alignment at the interface. Our results show that the electronic properties of graphene are modulated by a hydrophilic SiO$_{2}$ surface, but not by a hydrophobic one. By combining photoelectron spectromicroscopy with GFET transport property characterization, we demonstrate that the presence of electrical dipoles in the interface, which reflects the SiO$_{2}$ surface electrochemistry, determines the GFET device performance. A hysteresis in the resistance vs. gate voltage as a function of polarity is ascribed to a reversal of the dipole layer by the gate voltage. These data pave the way for GFET device optimization.
90 - Q. Y. Xue , H. J. Liu , D. D. Fan 2016
The electronic and transport properties of the half-Heusler compound LaPtSb are investigated by performing first-principles calculations combined with semi-classical Boltzmann theory and deformation potential theory. Compared with many typical half-Heusler compounds, the LaPtSb exhibits obviously larger power factor at room temperature, especially for the n-type system. Together with the very low lattice thermal conductivity, the thermoelectric figure of merit (ZT) of LaPtSb can be optimized to a record high value of 2.2 by fine tuning the carrier concentration.
Interfacial charge transfer plays an essential role in establishing the relative alignment of the metal Fermi level and the energy bands of organic semiconductors. While the details remain elusive in many systems, this charge transfer has been inferred in a number of photoemission experiments. We present electronic transport measurements in very short channel ($L < 100$ nm) transistors made from poly(3-hexylthiophene) (P3HT). As channel length is reduced, the evolution of the contact resistance and the zero-gate-voltage conductance are consistent with such charge transfer. Short channel conduction in devices with Pt contacts is greatly enhanced compared to analogous devices with Au contacts, consistent with charge transfer expectations. Alternating current scanning tunneling microscopy (ACSTM) provides further evidence that holes are transferred from Pt into P3HT, while much less charge transfer takes place at the Au/P3HT interface.
Two-dimensional atomic crystals are extensively studied in recent years due to their exciting physics and device applications. However, a molecular counterpart, with scalable processability and competitive device performance, is still challenging. Here, we demonstrate that high-quality few-layer dioctylbenzothienobenzothiophene molecular crystals can be grown on graphene or boron nitride substrate via van der Waals epitaxy, with precisely controlled thickness down to monolayer, large-area single crystal, low process temperature and patterning capability. The crystalline layers are atomically smooth and effectively decoupled from the substrate due to weak van der Waals interactions, affording a pristine interface for high-performance organic transistors. As a result, monolayer dioctylbenzothienobenzothiophene molecular crystal field-effect transistors on boron nitride show record-high carrier mobility up to 10cm2V-1s-1 and aggressively scaled saturation voltage around 1V. Our work unveils an exciting new class of two-dimensional molecular materials for electronic and optoelectronic applications.
comments
Fetching comments Fetching comments
Sign in to be able to follow your search criteria
mircosoft-partner

هل ترغب بارسال اشعارات عن اخر التحديثات في شمرا-اكاديميا