The studying of reduce the possible consumption in CMOS by Reduction Of switching Activity


Abstract in English

This research aims to reduce the possible consumption in CMOS digital circuit type and to develop new methods in this area and get the results of a new process applicable in the field of the development of integrated electronic devices of high integration VLSI, has been in this study the possible reduction of consumer dynamic by Reduction Of switching Activit where the researcher changed the architecture of digital circuit on the possible consuming, and she used different combinations of the circuit. the researcher got good results in a manner using the Matlab simulation program where she got reduction of 01%, which helps us to achieve high standards in the design of integrated circuits.

References used

NAJM, F. "A survey of power estimation techniques in VLSI circuits," IEEE Transactions on VLSI Systems, vol. 2, December8105,pp. 446-455
HAYES & Horowitz."Field-E_ect (FET) transistors" .2013,(pp 142-162 and 244-266), Spring
OLEVEIRA Pinto, R.L.; Schneider, M.C; and Montoro, C.G. Sizing of MOS transistors for amplifier design. ISCAS, 2013

Download